Abstract-Resistive-switching memory (RRAM) based on metal oxide is currently considered as a possible candidate for future nonvolatile storage and storage-class memory. To explore possible applications of RRAM, the switching variability and the cycling endurance are key issues that must be carefully understood. To this purpose, we studied the switching variability and the endurance in pulsed regime for HfO x -based RRAM. We found that the resistance window, the set/reset variability, and the endurance are all controlled by the maximum voltage V stop , which is applied during the negative-reset operation. We demonstrate that the endurance failure is triggered by a negative-set event, where the resistance suddenly decreases during the reset. Cycling endurance is studied as a function of time, compliance current and V stop , allowing to develop an Arrhenius-law model, which is capable of predicting device lifetime under various conditions.
I. INTRODUCTION
R ESISTIVE-switching memory (RRAM) features a number of advantages, such as fast switching [1] , [2] , low-power operation [3] , and good scalability [4] , thus serving as a potential candidate for future mass storage and storage class memory [5] , [6] . However, many reliability issues still need to be addressed and understood, such as switching variability and endurance failure. The previous works [7] - [12] mainly addressed the switching variability in the quasi-static regime, although the operation is carried out in the pulsed regime, e.g., <1-μs pulsewidth. The endurance was also addressed in [13] - [18] , although a systematic study of the impact of voltage, current, and pulsewidth is still missing.
In this paper, we focus on the cycling variability and the endurance failure in HfO x RRAM at variable maximum (most negative) voltage V stop in the negative-reset operation. We discuss the dependence of the resistance distribution on V stop for the low-resistance state (LRS) and high-resistance state (HRS), highlighting the origin of distribution tails. Then, we address cycling endurance, showing that the failure is generally induced by a negative set, where the current suddenly increases during the application of a negative voltage. We present a comprehensive study of the impact of V stop , compliance current, and pulsewidth on the endurance lifetime. Finally, we introduce an Arrhenius model that can account for the cycling endurance as a function of V stop and pulsewidth. A preliminary study on cycling endurance was reported in [19] . Here, we extend the analysis of [19] by addressing the impact of compliance current on endurance, by studying the reversibility of failure through multiple reset or increased compliance current, and by introducing a 2-transistors/1-resistor (2T1R) structure to limit the current during the negative set.
II. RRAM DEVICES AND CHARACTERISTICS
We characterized RRAM devices, consisting of a Si-doped hafnium-oxide-switching layer interposed between a TiN bottom electrode (BE) and a Ti top electrode (TE) [18] . The Ti TE also acts as an oxygen exchange layer (OEL), inducing an oxygen deficiency in the active layer by partial oxidation [20] . Fig. 1(a) schematically shows the device structure, including the RRAM element in series with a transistor in the so-called one-transistor/one-resistor (1T1R) architecture. Here, the select transistor was integrated on the same chip of the RRAM device, with the purpose of limiting the current during the set transition [21] . To characterize the device in the pulsed regime, we adopted the experimental 0018-9383 © 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. setup, as shown in Fig. 1(b) . Two channels of an arbitrary waveform generator were connected to the TE of the RRAM and the gate of the transistor, respectively, while the cell current was measured by the voltage drop across the 50 input resistance of the oscilloscope [22] . This setup allows collecting the switching characteristics of each cycle. Fig. 2(a) shows the typical waveform of the voltage applied at the TE, consisting of the sequence of four triangular pulses: 1) a positive voltage pulse for set transition; 2) a positive pulse of lower voltage for reading the LRS; 3) a negative voltage pulse for reset transition; and 4) a negative voltage pulse for reading the HRS. Fig. 2(a) also shows the measured current during the same four-pulses sequence. An opposite polarity for the read pulses was used to minimize read disturb, where, for instance, a positive read voltage might induce partial set transition in HRS. The read voltage was 0.7 V for LRS and −0.8 V for HRS. Read disturb occurred only above 1 V, thus higher than the read voltages used in this paper. A pulsewidth t P of 1 μs was used, as shown in Fig. 2 (a) and throughout this paper, except where noted. The transistor was biased at a relatively low gate voltage during the set transition, to limit the set current below a compliance current I C , typically below 50 μA. On the other hand, the transistor was biased with a relatively large gate voltage during the read and reset pulses to minimize the voltage drop across the transistor.
The voltage and current traces shown in Fig. 2 (a) allow to extract the I -V characteristics of the device, as shown in Fig. 2(b) . The set transition from the HRS to the LRS takes place as an abrupt increase of the current at the positive set voltage V set . Following the set transition, the current is limited below I C , equal to 20 μA, as shown in Fig. 2 , because of the low-gate-biased transistor. Under negative voltage, the reset transition appears as a more gradual decrease of current starting from the reset voltage V reset . The negative voltage sweep shown in Fig. 2(b) was interrupted at a voltage V stop , which is a key parameter controlling the HRS resistance [20] and the failure endurance [19] .
III. CYCLING VARIABILITY
We first studied the impact of V stop on switching variability. We cycled an RRAM device at variable V stop from Fig. 3 .
Distributions of the measured R for (a) LRS and (b) HRS for I C = 20 μA, t P = 1 μs, and |V stop | increasing from 1.2 to 1.9 V. As |V stop | increases, the LRS tails at both high and low resistance increase, and the spread of the HRS distributions decreases. −1.2 to −1.9 V, with a step of 0.1 V. A sequence of 10 3 cycles shown in Fig. 2 (a) was carried out for each value of V stop , to ensure a proper statistical analysis. Fig. 3 shows the cumulative distribution of resistance R for LRS and HRS at increasing V stop with t P = 1 μs and I C = 20 μA. An increase of V stop results in an increase of the tails at low and high resistance in the LRS distribution. The tail at low resistance is caused by an overshoot effect due to a parasitic capacitance between the RRAM device and the selector transistor [19] , [21] , [23] , [24] . During a set transition at large V set , due to a relatively high HRS resistance, the current immediately after set might exceed I C , as a result of the parasitic capacitance charging across the RRAM device. The excess overshoot current causes an overgrowth of the conductive filament (CF) in the set state, thus resulting in a relatively low LRS resistance contributing to the low-resistance tail, as shown in Fig. 3(a) . On the other hand, the high-resistance tail in the LRS distribution can be explained by the incomplete set of HRS with a relatively high resistance. On the other hand, the HRS distribution in Fig. 3 (b) shows a shift toward large R and a decrease of statistical spread for increasing V stop . The tightening of the distribution with V stop can be understood by the increasing number of defects contributing to the CF depletion during the reset, which thus displays a smaller Poisson statistics in the number and position within the CF depleted gap.
The impact of V stop on resistance distributions is summarized in Fig. 4 , showing the median resistance and the normalized standard deviation σ R /R for the LRS and the HRS as a function of |V stop |. The resistance window increases with |V stop | due to an increase of HRS resistance, as the depleted gap formed by ion migration along the CF increases with V stop [20] . On the other hand, LRS resistance remains constant on the average by increasing |V stop |, since R is mainly controlled by I C in the set transition [21] . The normalized standard deviation σ R /R shown in Fig. 4 (b) indicates that HRS variability decreases at increasing |V stop | higher than 1.4 V due to the tightening of the distribution, as shown in Fig. 3(b) . On the other hand, LRS variability increases with |V stop | due to the distribution tails at low/high R appearing at large |V stop |, as shown in Fig. 3(a) . These results suggest that a high |V stop | should be used to maximize read margins against program variability and noise in the RRAM.
IV. CYCLING ENDURANCE
We studied the endurance failure by monitoring all switching characteristics for all cycles during the whole lifetime of the RRAM device. Fig. 5(a) shows the measured resistance for LRS and HRS during a cycling experiment, for t P = 1 μs and Measured I -V curves corresponding to the marked locations in Fig. 5(b) , namely typical switching before negative set (a), negative-set event (b) and failure (c). I C = 50 μA. The measured resistances are almost constant for about 1.7 × 10 5 cycles, then the resistance window collapses as the device falls in a state with intermediate resistance between LRS and HRS. The resistance evolution around failure is highlighted in Fig. 5(b) , showing a gradual decrease of HRS resistance and an increase of LRS resistance lasting around 50 cycles [19] . Note that the failure mode in our device is different from the usually reported stuck-set or stuck-reset states in [12] and [13] .
To better understand the failure mechanism in our RRAM device, Fig. 6 shows three representative I -V characteristics corresponding to the cycles marked in Fig. 5(b) and highlighting: 1) the device behavior before failure; 2) the negativeset event responsible for failure; and 3) the device behavior after failure. The device shows typical set/reset transitions with well-defined LRS and HRS states and I reset ≈ I C , as shown in Fig. 6(a) . Fig. 7 schematically shows the set transition, where the positive voltage induces defect migration from the reservoir into the CF region, and the reset transition, where the negative voltage induces migration toward the TE, thus leaving behind a depleted gap along the CF. The device unexpectedly shows an anomalous reset behavior, as in revealed by the I -V curves Fig. 6(b) , which we refer to as negative set. In the negative-set process, the application of a negative voltage results in a reset transition followed by an increase of the current to almost 100 μA, i.e., significantly higher than the typical I reset ≈ I C . We interpreted this current increase as a defect injection from the interface between the BE and the switching layer. As shown in Fig. 7(c) , defects during the negative reset are injected from the BE interface toward the TE, thus contributing to the defect reservoir of the CF. The negative-set current is not limited, since the gate of the transistor connected in series is biased with a large voltage to minimize the series resistance during the reset. As a result, the number of defects injected at negative reset is only limited by the BE interface, resulting in a large increase of the defect reservoir and of the CF area. Since HRS resistance is controlled by the cross section of the CF, HRS resistance significantly decreases after negative set. Any subsequent set transition is inhibited, since the voltage drop across the RRAM device during the application of a positive voltage is smaller than V set . In other words, the compliance current I C is below the threshold current needed to trigger set transition in the new HRS state after negative set. We found that irreversible endurance failure was always triggered by the negative-set event in our devices.
To support our interpretation of the final state after the negative set, Fig. 8 shows the measured and calculated I -V curves for three device and bias conditions. In a typical set/reset cycle [ Fig. 8(a) ], the HRS is characterized by a relatively small cross section dictated by the cycling I C = 50 μA [ Fig. 8(a) (inset) ]. The calculated I -V curve in the figure was obtained by our analytical model for set/reset based on ion migration [25] . The I -V curve shown in Fig. 8(b) was measured after negative set and shows no hysteresis, similar to Fig. 6(c) . This is because set transition cannot take place, due to the large CF cross section (see inset) and consequent high conductivity of HRS after negative set. To confirm this interpretation, we calculated the observed I -V curve by considering a leaky HRS with a very large cross section. The calculated I -V curve shows no set transition due to the insufficient voltage drop under positive voltage. To further confirm this interpretation, Fig. 8(c) shows the measured I -V curve after negative set for a larger I C , equal to 175 μA in this case. The device again shows set and reset transition, thus confirming that functionality is maintained in the device even after negative set. The larger gate bias in the transistor results in a larger voltage drop across the RRAM device, which thus can reach the set voltage. Calculated I -V curves show good agreement with data assuming the same CF cross section, as shown in Fig. 8(b) , and I C = 175 μA.
Results in Fig. 8 confirm that the window collapse is due to the large CF cross section induced by unlimited defect Fig. 9 . Measured I -V curves after failure at increasing V stop = −2.4 V (a), −2.6 V (b) and −2.8 V (c). Data show that the HRS leakage after negative set cannot be recovered by repeated reset pulses at increasing |V stop |.
injection at negative set. To reduce the CF cross section, we tried to apply repeated reset sweeps at increasing |V stop |. Fig. 9 shows the measured I -V curves under negative voltage after negative set for V stop = −2.4 V (a), −2.6 V (b) and −2.8 V (c). Only a minor hysteresis was revealed, with no relevant reduction of the leakage current. A higher resistance could not be achieved even after repeated reset sweeps for 10 3 times at V stop = −2.8 V. These results can be understood in the frame of the physical mechanism for reset [26] : as an increasing negative voltage is applied to the CF, more defects move vertically along the CF direction toward the negatively biased TE, thus leaving behind a depleted gap. The vertical migration, however, is neither capable of reducing the CF cross section nor to reduce the number of defects in the reservoir. Therefore, the HRS resistance can hardly be recovered by the reset operation.
Note that, based on the available data, we cannot rule out that negative-set failure takes place at a localized path away from the original CF. However, this looks rather improbable, since the electric field and current density, which are at the origin of Joule-heating and consequent degradation, are maximum at the CF [26] . Electric field is higher at the CF, since the high-resistance-depleted gap is much thinner than the original thickness of pristine HfO x [26] . In addition, HRS is known to be affected by a leakage current, which is much larger than the pristine condition. Therefore, we conclude that due to the high field and high current density, negative set most probably takes place at the CF.
V. IMPACT OF V stop Fig. 10 shows the measured number of cycles to failure N C as a function of |V stop | at increasing I C = 10 μA, 20 μA, and 50 μA. Endurance steeply decreases for |V stop | larger than 1.6 V. This can be explained by the critical role of V stop in inducing breakdown of the BE interface, so that the probability of a negative set increases for increasing V stop .
For |V stop | smaller than 1.6 V, instead, N C sharply increases. To better understand the sharp increase of the endurance at low |V stop |, Fig. 11(a) shows the resistance for LRS and HRS during a cycling experiment with V stop = −1.4 V. The HRS resistance largely fluctuates between about 10 5 and the LRS resistance around few 10 4 , because the applied negative voltage is not sufficient to guarantee a complete reset transition for all cycles. This is highlighted in Fig. 11 showing two selected I -V characteristics from Fig. 11(a) , corresponding to a reset operation (negative sweep) followed by a set operation (positive sweep). Fig. 11(b) shows the case of a complete reset transition, while in Fig. 11(c) , the reset transition does not take place. The random fluctuation in Fig. 11(a) indicates that the reset transition can take place stochastically during cycling, as a result of the random fluctuation of the characteristic V reset at each cycle [20] . Note that this random stuck-set behavior is not a real failure of the cell, rather it constitute a malfunction due to the insufficient V stop . We verified that the correct device cycling behavior can be recovered at any time after random stuck set using a larger V stop .
VI. IMPACT OF SET/RESET CURRENT AND PULSEWIDTH Fig. 10 also shows that the impact of I C on N C is negligible. This can be understood be recalling that I C controls the cross section of the CF while maintaining constant electric field, temperature, and current density during the set and the reset [26] , [27] . The local temperature and field at the BE interface controlling the negative-set event are thus still dictated by V stop , thus explaining the independence from I C , as shown in Fig. 10 .
To prevent CF overgrowth during the negative set and the consequent collapse of resistance window, the current during the negative voltage sweep for reset should be limited below a compliance level. Current control under negative V TE is not straightforward in the 1T1R, since the transistor current is dictated by the potential difference between the gate and the intermediate node between the transistor and the RRAM. The latter potential depends on the voltage division between the RRAM and the transistor, thus current control requires ad hoc waveforms of the gate voltage and an accurate prediction of the resistance for the LRS, which is generally not possible due to resistance fluctuations [8] . On the other hand, the current during the reset can be easily controlled in the 2T1R structure, as shown in Fig. 12(a) , where a second transistor is connected to the TE of the RRAM device. During set transition, the bottom transistor shown in Fig. 12(a) can act as current limiter, while the top transistor is biased to high conductance to minimize voltage drop. On the other hand, during the reset transition, the bottom transistor is biased to high conductance, while the top transistor is used to limit the current during the reset operation. We verified that the top transistor does not affect the usual set/reset characteristics [ Fig. 12(b) ], while it allows to limit the current during the negative set, as shown in Fig. 12(c) , thus preventing filament overgrowth. Fig. 12(d) shows endurance as a function of V G S2 , for constant V stop = −1.65 V, corresponding to the peak of N C , as shown in Fig. 10 . At small V G S2 , the current compliance set by the top transistor is lower than I reset ; therefore, the cell cannot reset and endurance is limited by the stuck-set behavior, similar to the regime at low |V stop |, as shown in Fig. 10 . At larger V G S2 , N C increases above 10 6 then decreases again toward the 1T1R value as the top transistor is no longer limiting the negative-set current. To study the impact of pulsewidth t P on endurance, we conducted cycling experiments for increasing t P , in the range between 100 ns and 1 ms, at constant compliance current I C = 50 μA. Fig. 13(a) shows N C as a function of V stop for increasing t P . The endurance shows the same dependence on V stop independently on t P , featuring the two regimes of stuck set at low V stop and negative set at high V stop . The endurance curves display a shift toward smaller voltage for increasing t P , which can be explained by the V-accelerated nature of the switching [28] . As t P increases, the voltage needed to induce set and reset transitions decreases. Similarly, based on the voltage-accelerated nature of negative set, the voltage needed to induce a negative set decreases, thus resulting in the observed shift to lower V stop of the endurance curve, as shown in Fig. 13(a) .
VII. MODELING OF ENDURANCE
To better understand the voltage-controlled N C shown in Figs. 10 and 13, we extracted V stop at constant N C in the stuck-set and the negative-set regimes, as shown in Fig. 13(a) . We considered three values of N C , namely, for N C = 10 3 , in the stuck-set regime, where N C increases with V stop , N C = 5 × 10 2 in the negative-set regime, where N C decreases with V stop , and N C = 2 × 10 4 in the same regime. The extracted V stop is shown in Fig. 13(b) as a function of t P , thus allowing to assess the voltage acceleration of endurance for different regimes. Voltage acceleration shown in Fig. 13 can generally be explained by a model, where defect migration is activated by the local field and temperature [21] , [26] . In this model, the local temperature T depends on V stop according to the general Joule heating expression given by [21] , [29] 
where T 0 is the room temperature, ρ is the effective electrical resistivity, k th is the effective thermal conductivity, and α is equal to (8ρk th ) −1 . According to the Arrhenius model, the time t P for completing a certain process is controlled by the local temperature T by
where t 0 is a characteristic constant and E A is the energy barrier for the specific process described by t P , e.g., defect migration during the reset or defect injection during the negative set. Fig. 13(b) shows the calculated V stop as a function of t P based on (1) and (2) . For the stuck-set regime of the endurance curve, where the device is in LRS, we used α = 434 K/V 2 , that is the value typically used for a continuous CF. For the negative-set regime of the endurance curve, where the failure is due to a defects injection from the BE, we used α = 27 K/V 2 , which describes instead a discontinuous CF, since negative set generally takes place after reset transition [see Figs. 6(b) and 7(c)]. The different values of α can be understood by the additional contribution to k th in the insulating gap in the interrupted CF [26] , which makes the product ρk th larger for the negative set, compared with the stuck-set condition. Different values of E A where used in the calculations of Fig. 13(b) , namely, E A = 1.8 eV for the stuck-set regime and E A = 3.1 eV for the negative-set regime. Note that E A = 1.8 eV is comparable with the value used for calculating defect migration during the set and the reset [21] , [25] . This is consistent with the stuck-set condition, which describes the minimum t P needed to complete the reset transition in the device. On the other hand, the larger E A used for the negative-set process can be understood by the stable nature of the BE interface featuring no OEL, thus resulting in a relatively high barrier for defect injection during the negative set.
To quantitatively account for voltage-controlled endurance, as shown in Fig. 13 , we introduced an Arrhenius-based degradation function f d , describing the device degradation during a single cycle and given by
where E A = 3.1 eV, T is the local temperature given by (1) , and the integral is done over one set/reset cycle. Fig. 14(a) shows the measured N C taken from Fig. 13(a) , plotted as a function of the calculated f d assuming E A = 3.1 eV. All data fall on the same universal line on the log-log scale, indicating that the degradation function f d can provide a quantitative description of degradation after cycling. In the Arrhenius model of (3), failure occurs when the f d calculated over all the cycles reaches a threshold value f d,th . Therefore, the maximum number of cycles can be obtained by where cycling endurance is calculated as the ratio of the threshold degradation divided by the single-cycle degradation in (3). Fig. 14(b) shows the measured and calculated N C for different V stop and t P . The calculations, obtained with (4), show good agreement with data, which further confirms the proposed Arrhenius model for cycling degradation and endurance failure. The model can be used for predicting endurance failure at variable voltage, pulsewidth, and pulseshape, e.g., rectangular pulse and variable set/reset ratio.
VIII. CONCLUSION
We studied switching variability and endurance under pulsed operation in the RRAM device. We show that V stop is a key parameter, which controls resistance window, switching variability, and endurance. Increasing V stop improves resistance window and switching variability while degrading cycling endurance. Endurance failure is induced by negative set, namely, a defect injection from the BE, which cannot be recovered by multiple reset pulses. Increasing |V stop | results in a shorter cycling as a result of a stronger probability for negative set. An Arrhenius model is finally introduced to predict V stop -controlled endurance at variable pulsewidth t P .
